## WHAT IS CLAIMED IS:

- 1 1. A method of fabricating an integrated circuit, the method comprising:
- depositing a reflective metal material layer over a layer of polysilicon;
- depositing an anti-reflective coating over the reflective metal material layer;
- trim etching the anti-reflective coating to form a pattern;
  etching the reflective metal material layer according to the
  pattern; and
- removing portions of the polysilicon layer using the pattern formed from the removed portions of anti-reflective coating.
- 2. The method of claim 1, further comprising depositing a resist layer over the anti-reflective coating;
- 3. The method of claim 1, wherein the step of removing portions of the anti-reflective coating comprises providing an isotropic etch to the anti-reflective coating.
- 1 4. The method of claim 1, wherein the reflective metal material layer comprises tungsten.
- 5. The method of claim 4, wherein the reflective metal material layer has a thickness of 80-200 Angstroms.
- 1 6. The method of claim 1, wherein a remaining portion of the polysilicon layer is a gate structure.

- 7. A method of optimizing optical properties of gate patterning to control gate size in an integrated circuit fabrication process, the method comprising:
- providing a reflective metal layer over a gate material layer;

  providing a mask layer over the reflective metal layer; and

  patterning the gate material layer including selectively

  etching the mask layer and the reflective metal layer.
- 1 8. The method of claim 7, wherein the reflective metal layer comprises tungsten (W).
- 9. The method of claim 7, wherein the patterning step comprises trim etching the mask layer.
- 10. The method of claim 7, wherein the reflective metal layer has a thickness of 80-200 Angstroms.
- 1 11. The method of claim 7, wherein the step of providing a mask
  2 layer comprises depositing a layer of SiON and a layer of resist.
- 1 12. The method of claim 7, wherein the reflective metal layer is not matched to the gate material layer.
- 13. The method of claim 7, wherein the step of providing a reflective metal layer comprises selecting the reflective metal layer based on etch chemistry of the reflective metal layer and the gate material layer.
- 1 14. A method of forming a gate in an integrated circuit, the method comprising:
- 3 providing a gate material layer;
- 4 providing a reflective metal layer over the gate material layer;

- providing an anti-reflective coating (ARC) layer over the reflective metal layer;
- providing a resist layer over the ARC layer; and
  patterning a gate structure in the gate material layer by
  selectively removing portions of the resist layer, ARC layer, and gate
  material layer.
- 1 15. The method of claim 14, wherein the reflective material layer comprises tungsten (W).
- 1 16. The method of claim 14, wherein the reflective material layer 2 has a thickness of 100 Angstroms.
- 1 17. The method of claim 14, wherein the ARC layer comprises 2 SiON.
- 1 18. The method of claim 14, wherein the step of selectively removing comprises trim etching the ARC layer.
- 1 19. The method of claim 18, wherein the ARC layer is SiON.
- 1 20. The method of claim 19, wherein the reflective metal layer is 2 less than 100 Angstroms thick.